

# Manufacturing Processes for WSi<sub>2</sub>-GPSOI Substrates and their Influence on Cross-talk Suppression and Inductance

**PT Baine**\*, HS Gamble\*, BM Armstrong\*, DW McNeill\*, M Bain\*  
J Hamel#, S Stefanos+, M Kraft+.

\* Northern Ireland Semiconductor Research Centre, Queen's University Belfast.

# Department of Electrical and Computer Engineering, University of Waterloo.

+ School of Electronics and Computer Science, University of Southampton.

*Northern Ireland Semiconductor Research Centre  
School of Electrical and Electronic Engineering*



# Introduction

The Performance of RF analogue ccts in Integrated Mixed signal Telecoms IC's can be compromised by cross-talk through the silicon substrate from adjacent digital ccts.

- More severe as the frequency is increased especially in SOI

**Solution: Integrate a  $\text{WSi}_2$  ground plane to reduce the cross-talk.**

Introduction of Ground plane makes integration of Inductors with high Q factor difficult.

- Image currents flowing in the ground plane.

**Solution: Integration of solid and Patterned ground planes on one substrate.**


# OUTLINE

- **QUB LPCVD of  $WSi_x$ ,  $x = 2.6$**
- **GPSOI employing  $WSi_2$  as the Ground Plane.**
- **$WSi_2$  and Cross-talk**
  - Review test structure and initial results.(Pseudo SOI substrate)
  - Top-down GP contact and Faraday cage structures employing  $WSi_2$ .
  - Effect of the  $WSi_2$  Faraday Cage on Cross-talk
- **$WSi_2$  Ground Planes and Inductors**
  - Solid Ground Plane(SGP) Vs Patterned Ground Plane(PGP)
  - Inclusion of PGP structure into SOI.


# QUB LPCVD WSi<sub>2</sub>

## Process Conditions

- **Gas Flow:** SiH<sub>4</sub> 200 sccm,  
WF<sub>6</sub> 3 sccm,  
Ar 200 sccm
- **Process Pressure:** 300mTorr
- **Temperature:** 370 °C
- **Deposition Rate:** 9.8 Å/s
- **Post Anneal sheet resistance:** 2 ↓/□
- **Layer stable at T<1100 °C**



# Production of Ground Plane SOI Employing $\text{WSi}_2$ as the Ground Plane




# **WSi<sub>2</sub> GPSOI Structures For Crosstalk Studies**



*Northern Ireland Semiconductor Research Centre  
School of Electrical and Electronic Engineering*



# Cross-Talk Test Structure and Initial Results Review



Ground -Signal-Ground Co-Planar test structure





- Frequency range of 500 MHz to 50 GHz
- Locally grounded substrate exhibited 20 dB improvement on previously reported substrates.

# Top-Down Contact Structure employing $WSi_2$

## Trench Refill Process


1. Sidewall oxidation ( $0.3 \mu\text{m}$ )
2.  $WSi_2$  Deposition ( $0.25 \mu\text{m}$ )
3. Polysilicon deposition ( $2 \mu\text{m}$ )



- AL
- N+Doped Layer
- Polysilicon
- Oxide
- $WSi_2$  Layer





# SEM of WSi<sub>2</sub> Lined Trench




*Northern Ireland Semiconductor Research Centre  
School of Electrical and Electronic Engineering*

# Faraday Cage Structure




- Tx and Rx isolated by Faraday Cage.
- Cage consists of WSi<sub>2</sub> lined polysilicon filled Trench.
- Top-Down Contact to WSi<sub>2</sub> GP
- Tx, Rx pads 50 x 50 $\mu$ m. Probe spacing : 100 $\mu$ m

# Alternative Faraday Cage Structure



- $\text{WSi}_2$  lined trenches ( $0.25 \mu\text{m}$ )
- Trench width:  $2 \mu\text{m}$ .
- Trenches surround Transmitter and Receiver.
- Trenches grounded to the buried GP

# Cross-talk Results



- Tx/Rx distance: 100  $\mu\text{m}$
- SOI thickness: 2  $\mu\text{m}$
- At 1 GHz, 70 dB improvement over control SOI.
- At 5 GHz, 30 dB improvement with inclusion of faraday cage structure

# Summary


- $\text{WSi}_2$  can readily be incorporated into standard SOI structures to form GPSOI structures.
- $\text{WSi}_2$  employed in trench refill encapsulating Tx and Rx in a metal cage.
- Applying  $\text{WSi}_2$  GPSOI technology to Cross-Talk studies:
  - Reduction in noise due to GP alone.
  - Further noise reduction with the inclusion of faraday cage.
- At 1 GHz, 70 dB improvement in Noise Figure.

# WSi<sub>2</sub> GPSOI Structures and Inductance

*Northern Ireland Semiconductor Research Centre  
School of Electrical and Electronic Engineering*



# Inductor Fabrication



PROCESS	DESCRIPTION	LOT1	LOT2
Evap. Al	0.5 $\mu$ m	0.5 $\mu$ m	0.8 $\mu$ m
Mask 1 (Underlay)	Wet etch Al	Yes	Yes
Spin on glass	0.6 $\mu$ m	0.6 $\mu$ m	0.6 $\mu$ m
Mask 2 (Via)	BHF etch	Yes	Yes
Sputter Al	1.5 $\mu$ m	1.2 $\mu$ m	1.8 $\mu$ m
Mask 3 (Inductor coil)	Wet etch Al	Yes	Yes
N <sub>2</sub> /H <sub>2</sub> anneal			



## Lot 1:

- i) Inductors fabricated on Teos on WSi GP.
- ii) Inductors fabricated on Teos on implanted silicon simulating a GP.

## Lot 2:

- i) Inductors fabricated on Teos on silicon
- ii) Inductors fabricated on Teos on Patterned WSi GP

# Spiral Inductor Structures



## Inductor Dimensions

**Track Width:** 12  $\mu\text{m}$


**Track Spacing:** 6  $\mu\text{m}$

**No. Of Turns:** 2,3,4,5,6,7


4 Turn Octagonal Inductor    6 Turn Rectangular Inductor



# Comparison of Measured Inductance with Empirical Calculations



**W=12 μm, S=6 μm**



**W=12 μm, N=4**

Mohan et al(IEEE Journal of solid state ccts Vol 34(10))  
Present Two empirical formulae

## Modified Wheeler


$$L_{mwh} = K1\mu_0 \frac{n^2 d_{avg}}{1 + K2\rho}$$

## Current Sheet Approx


$$L_{csa} = \frac{\mu_0 n^2 d_{avg} c_1}{2} \left( \ln(c_2 / \rho) + c_3 \rho + c_4 \rho^2 \right)$$

n = No. Turns    ρ(fill ratio) = (dout-din)/(dout+din)  
davg = 0.5(dout+din), μ<sub>0</sub> = permeability of free space  
K1,K2,C1-C4 are geometry dependant constants


# Spiral Inductors on PGP'S



**Patterned Gnd Plane**




**Aluminium Underlayer  
on PGP**



**Magnified Image  
of Aluminium  
Inductor on PGP**



# Comparison of Inductor Measurements for No GP, Diffused GP, SGP and PGP



$$W = 12 \mu\text{m}, S = 6 \mu\text{m}, n = 4$$

- **Qmax reduces by 55% with inclusion of SGP**
- **L values effectively remain constant**
- **Introducing a PGP results in a slight improvement of Qmax**

# Incorporation of PGP into GPSOI




Integration of Patterned areas and solid areas on the same substrate.

Yue et al: IEEE Journal of Solid State Circuits  
Vol. 33 No. 5 May 1998

## Planarisation Issue

- Distance between two  $\text{WSi}_2$  fingers must be less than  $100 \mu\text{m}$ . In this case:  $8 \mu\text{m}$
- Polysilicon deposition
- Chemical mechanical polishing.- Producing surface suitable for bonding.

# Process Sequence for Incorporation of PGP and SGP on same substrate



1. LPCVD of WSi. Selective patterning of GP leaving PGP and SGP regions.
2. LPCVD of Polysilicon. ( $>0.8\mu\text{m}$ )
3. CMP of polysilicon leaving a planarised bondable surface. Polysilicon( $0.2\mu\text{m}$ ).
4. Bonding of planarised polysilicon layer to oxidised active substrate.
5. Post bond Anneal 1050C 2 hrs
6. Grind and polish to required active layer thickness.

# Conclusions

## GP PROCESS INTEGRATION

- WSi<sub>2</sub> can be readily integrated into SOI process:
  - Require CMP of a Polysilicon layer.
  - Polysilicon to oxide bond
- For GPSOI substrates WSi<sub>2</sub> can be used in contact Via refill.

## GPSOI AND CROSS-TALK

- Top-Down contact to GP using WSi<sub>2</sub> in Via refill.
- WSi<sub>2</sub> employed in Faraday cage structure creating an enclosed metal cage.
- GP greatly reduces noise between Tx and Rx.
  - At 1GHz 35dB improvement in noise for WSi<sub>2</sub> GP only, over control SOI.
  - At 1GHz 70dB reduction in noise for Faraday cage over the SOI control.

# Conclusions

## GPSOI AND INDUCTANCE

- Introduction of GP results in a reduction of inductor Quality Factor.
  - 55% reduction in Q.
- Employing a patterned GP structure results in no loss of inductor Quality Factor.
  - Slight improvement of Q.
- Integration of SGP and PGP on the same Die/Substrate requires trench refill and planarisation.